Version:  2.0.40 2.2.26 2.4.37 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.12 3.13 3.14 3.15 3.16 3.17 3.18

Linux/arch/powerpc/platforms/cell/Kconfig

  1 config PPC_CELL
  2         bool
  3         default n
  4 
  5 config PPC_CELL_COMMON
  6         bool
  7         select PPC_CELL
  8         select PPC_DCR_MMIO
  9         select PPC_INDIRECT_PIO
 10         select PPC_INDIRECT_MMIO
 11         select PPC_NATIVE
 12         select PPC_RTAS
 13         select IRQ_EDGE_EOI_HANDLER
 14 
 15 config PPC_CELL_NATIVE
 16         bool
 17         select PPC_CELL_COMMON
 18         select MPIC
 19         select PPC_IO_WORKAROUNDS
 20         select IBM_EMAC_EMAC4
 21         select IBM_EMAC_RGMII
 22         select IBM_EMAC_ZMII #test only
 23         select IBM_EMAC_TAH  #test only
 24         default n
 25 
 26 config PPC_IBM_CELL_BLADE
 27         bool "IBM Cell Blade"
 28         depends on PPC64 && PPC_BOOK3S
 29         select PPC_CELL_NATIVE
 30         select PPC_OF_PLATFORM_PCI
 31         select PCI
 32         select MMIO_NVRAM
 33         select PPC_UDBG_16550
 34         select UDBG_RTAS_CONSOLE
 35 
 36 config PPC_CELLEB
 37         bool "Toshiba's Cell Reference Set 'Celleb' Architecture"
 38         depends on PPC64 && PPC_BOOK3S
 39         select PPC_CELL_NATIVE
 40         select PPC_OF_PLATFORM_PCI
 41         select PCI
 42         select HAS_TXX9_SERIAL
 43         select PPC_UDBG_BEAT
 44         select USB_OHCI_BIG_ENDIAN_MMIO
 45         select USB_EHCI_BIG_ENDIAN_MMIO
 46 
 47 config PPC_CELL_QPACE
 48         bool "IBM Cell - QPACE"
 49         depends on PPC64 && PPC_BOOK3S
 50         select PPC_CELL_COMMON
 51 
 52 config AXON_MSI
 53         bool
 54         depends on PPC_IBM_CELL_BLADE && PCI_MSI
 55         default y
 56 
 57 menu "Cell Broadband Engine options"
 58         depends on PPC_CELL
 59 
 60 config SPU_FS
 61         tristate "SPU file system"
 62         default m
 63         depends on PPC_CELL
 64         select SPU_BASE
 65         select MEMORY_HOTPLUG
 66         help
 67           The SPU file system is used to access Synergistic Processing
 68           Units on machines implementing the Broadband Processor
 69           Architecture.
 70 
 71 config SPU_FS_64K_LS
 72         bool "Use 64K pages to map SPE local  store"
 73         # we depend on PPC_MM_SLICES for now rather than selecting
 74         # it because we depend on hugetlbfs hooks being present. We
 75         # will fix that when the generic code has been improved to
 76         # not require hijacking hugetlbfs hooks.
 77         depends on SPU_FS && PPC_MM_SLICES && !PPC_64K_PAGES
 78         default y
 79         select PPC_HAS_HASH_64K
 80         help
 81           This option causes SPE local stores to be mapped in process
 82           address spaces using 64K pages while the rest of the kernel
 83           uses 4K pages. This can improve performances of applications
 84           using multiple SPEs by lowering the TLB pressure on them.
 85 
 86 config SPU_BASE
 87         bool
 88         default n
 89         select PPC_COPRO_BASE
 90 
 91 config CBE_RAS
 92         bool "RAS features for bare metal Cell BE"
 93         depends on PPC_CELL_NATIVE
 94         default y
 95 
 96 config PPC_IBM_CELL_RESETBUTTON
 97         bool "IBM Cell Blade Pinhole reset button"
 98         depends on CBE_RAS && PPC_IBM_CELL_BLADE
 99         default y
100         help
101           Support Pinhole Resetbutton on IBM Cell blades.
102           This adds a method to trigger system reset via front panel pinhole button.
103 
104 config PPC_IBM_CELL_POWERBUTTON
105         tristate "IBM Cell Blade power button"
106         depends on PPC_IBM_CELL_BLADE && INPUT_EVDEV
107         default y
108         help
109           Support Powerbutton on IBM Cell blades.
110           This will enable the powerbutton as an input device.
111 
112 config CBE_THERM
113         tristate "CBE thermal support"
114         default m
115         depends on CBE_RAS && SPU_BASE
116 
117 config PPC_PMI
118         tristate
119         default y
120         depends on CPU_FREQ_CBE_PMI || PPC_IBM_CELL_POWERBUTTON
121         help
122           PMI (Platform Management Interrupt) is a way to
123           communicate with the BMC (Baseboard Management Controller).
124           It is used in some IBM Cell blades.
125 
126 config CBE_CPUFREQ_SPU_GOVERNOR
127         tristate "CBE frequency scaling based on SPU usage"
128         depends on SPU_FS && CPU_FREQ
129         default m
130         help
131           This governor checks for spu usage to adjust the cpu frequency.
132           If no spu is running on a given cpu, that cpu will be throttled to
133           the minimal possible frequency.
134 
135 endmenu
136 
137 config OPROFILE_CELL
138         def_bool y
139         depends on PPC_CELL_NATIVE && (OPROFILE = m || OPROFILE = y) && SPU_BASE
140 

This page was automatically generated by LXR 0.3.1 (source).  •  Linux is a registered trademark of Linus Torvalds  •  Contact us